


# MCB

Module Compliance Board



---

Copyright © 2022 EXFO Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form, be it electronically, mechanically, or by any other means such as photocopying, recording or otherwise, without the prior written permission of EXFO Inc. (EXFO).

Information provided by EXFO is believed to be accurate and reliable. However, no responsibility is assumed by EXFO for its use nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent rights of EXFO.

EXFO's Commerce And Government Entities (CAGE) code under the North Atlantic Treaty Organization (NATO) is 0L8C3.

The information contained in this publication is subject to change without notice.

### ***Trademarks***

EXFO's trademarks have been identified as such. However, the presence or absence of such identification does not affect the legal status of any trademark.

Where applicable, the Bluetooth® word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by EXFO Inc. is under license. Other third party trademarks and trade names are those of their respective owners.

### ***Units of Measurement***

Units of measurement in this publication conform to SI standards and practices.

### ***Patents***

The exhaustive list of patents is available at [EXFO.com/patent](http://EXFO.com/patent).

Version number: 1.0.0.1

# Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>MCB Models</b>                            | <b>1</b>  |
| <b>2</b> | <b>QSFPDD-O</b>                              | <b>3</b>  |
|          | I <sup>2</sup> C Pin Set Configuration       | 3         |
|          | Pin  | 5         |
|          | Module Edge Connector and Cage               | 8         |
|          | Schematic of QSFP-DD MCB (O-SMPM)            | 9         |
| <b>3</b> | <b>OSFP-O</b>                                | <b>11</b> |
|          | I <sup>2</sup> C Pin Set Configuration       | 11        |
|          | Pin  | 12        |
|          | Module Edge Connector and Cage               | 17        |
|          | Schematic of OSFP MCB (O-SMPM)               | 18        |
| <b>4</b> | <b>QSFPDD-K</b>                              | <b>21</b> |
|          | Introduction                                 | 21        |
|          | Reference Schematic                          | 23        |
| <b>5</b> | <b>QSFP28-K</b>                              | <b>25</b> |
|          | Hardware Diagram                             | 25        |
|          | Reference Schematic                          | 26        |
| <b>6</b> | <b>SFP28-K</b>                               | <b>27</b> |
|          | SFP28-K-90                                   | 27        |
|          | SFP28-K-180                                  | 27        |
|          | Reference Schematic                          | 28        |
| <b>7</b> | <b>Low Speed Electrical Hardware Signals</b> | <b>29</b> |
|          | QSFPDD-K Examples                            | 29        |
|          | Module Edge Connector and Cage               | 35        |
| <b>A</b> | <b>QSFPDD-K Examples</b>                     | <b>37</b> |
|          | Low Power Mode                               | 37        |
|          | High Power Mode                              | 39        |
|          | <b>Index</b>                                 | <b>41</b> |



# 1 MCB Models

The MCB (module compliance board) tests next generation transceivers by enabling serial communication between the BER (bit error rate) tester and the optical transceiver. The following table lists and describes all of the MCB models.

| MCB Model | Form Factor | RF Connector     | Size (W x D)<br>(mm) | Operation<br>Temperature<br>(°C) | Max. Current<br>(mA) | Connector<br>Durability<br>(Typical Cycle) |
|-----------|-------------|------------------|----------------------|----------------------------------|----------------------|--|
| QSFPDD-O  | QSFP-DD     | 1 x 8 O-SMPM     | 127 x 114            | -20 to 85                        | 6000                 | 100  |
| QSFPDD-K  | QSFP-DD     | K (2.92 mm)      | 170 x 160            | -40 to 85                        | 6000                 | 100  |
| OSFP-O    | OSFP        | 1 x 8 O-SMPM     | 127 x 127            | -20 to 85                        | 6000                 | 100  |
| OSFP-K    | OSFP        | K (2.92 mm)      | 170 x 160            | -40 to 85                        | 6000                 | 100  |
| QSFP28-K  | QSFP28      | K (2.92 mm)      | 130 x 100            | -40 to 85                        | 2500                 | 250  |
| SFPDD     | SFP-DD      | K (2.92 mm)      | 160 x 90             | -40 to 85                        | 2500                 | 100  |
| DSFP      | DSFP        | K (2.92 mm)      | 160 x 90             | -40 to 85                        | 6000                 | 100  |
| QSFP56-O  | QSFP56      | 1 x 8 O-SMPM     | 124 x 114            | -20 to 85                        | 2500                 | 100  |
| SFP28-90  | SFP28       | 90° K (2.92 mm)  | 100 x 65             | -40 to 85                        | 2500                 | 250  |
| SFP28-180 | SFP28       | 180° K (2.92 mm) | 100 x 65             | -40 to 85                        | 2500                 | 250  |


All models support the following:

- VNA test ports
- Inter-Integrated Circuit Bus (I<sup>2</sup>C)
- Standard MSA low speed electrical hardware signals
- Input Voltage of 3.1 V to 3.5 V, typically 3.3 V


It is recommended to use external max. current slow acting fuse to protect the board in case the power supply has current limit issues.



# 2 QSFPDD-O



## I<sup>2</sup>C Pin Set Configuration



On the Module Test Board, there is an I<sup>2</sup>C pin set.


## QSFDD-O

### I<sup>2</sup>C Pin Set Configuration

---


#### To access I<sup>2</sup>C signal by the EXFO USB-I<sup>2</sup>C Controller:

Using the I<sup>2</sup>C pin set and 2 jumpers,






#### To access I<sup>2</sup>C signal by an external tool:

Remove the above jumpers and connect SDA and SCL to the tool.








# Pin



# QSPDD-O

Pin






LED On = High, LED Off = Low


All LEDs will turn on when the board power is on without TRx and any jumper.

**To connect the low speed signal pin and ground:**

Attach the jumper. LED turns Off.




Jumper



# QSPDD-O


## Module Edge Connector and Cage

### Module Edge Connector and Cage



- QSFP-DD module edge connector (no warranty: limited insertion life)
  - Connector durability is 100 cycles (typical)
  - Brand: Yamaichi
- RF connector type: O-SMPM
- Cage brand: Amphenol (w/ heat sink)


### Module Pad Layout



(Ref. QSFP-DD Hardware Rev 6.01)

# Schematic of QSFP-DD MCB (O-SMPM)




Rev. D2 (1/2)




# QSFDD-O

Schematic of QSFDD-DD MCB (O-SMPM)


## Rev. D2 (2/2)





# 3 OSFP-O



## I<sup>2</sup>C Pin Set Configuration




# Pin








# INT Pin





\*Note : Based on the reference value of Vcc as 3.3 V





### PRSn Pin




\*Note : Based on the reference value of Vcc as 3.3 V



# LPWn Pin







\*Note : Based on the reference value of Vcc as 3.3 V



# OSFP-O

## Pin

### RSTn Pin



\*Note : Based on the reference value of Vcc as 3.3 V




# OSFP-O





Schematic of OSFP MCB (O-SMPM)

## Schematic of OSFP MCB (O-SMPM)

Rev. D (1/2)



**Rev. D (2/2)**









## Features


- Supported transceiver:
  - 200G QSFP-DD
  - 400G QSFP-DD
- Operation input voltage: 3.1 to 3.5 V (typically 3.3 V)
- Operation temperature: -40 to +85 °C
- Board dimensions<sup>1</sup>: 170 x 160 mm<sup>2</sup> (w/o cage and hexagonal copper stud)
- RF connector: K (2.92 mm)
- Connector durability: 100 cycles (typical)<sup>2</sup>
- Supported features are as follows:
  - VNA test ports
  - Inter-Integrated Circuit Bus (I<sup>2</sup>C)
  - Standard MSA low speed electrical hardware signals
  - 3 types of Vcc input

---

1. For a drawing file, contact EXFO at support@exfo.com.

2. No warranty – insertion life limited.

## Reference Schematic



**Note:** Filter capacitor values are informative and vary depending on applications. 0.1μF capacitors should be placed in close proximity to power pins and may be duplicated for individual pins to provide additional high frequency filtering.


**Note:** Vcc1 and/or Vcc2 may be connected to VccTx, VccTx1 or VccRx, VccRx1 provided the applicable derating of the max current limit is used.

**Note:** RES is a 4.7k to 10kΩ resistor; RES' is a 1.0k to 3.3Ω resistor.





# Reference Schematic




**Note:** Decoupling capacitor values are informative and vary depending on applications.

**Note:** : Vcc1 connection may be connected to VccTx or VccRx provided the applicable derating of the max current limit is used.


**Note:** RES is a 4.7k to 10kΩ resistor.

# 6 SFP28-K


## SFP28-K-90



## SFP28-K-180



# Reference Schematic






# 7 Low Speed Electrical Hardware Signals

## QSFPDD-K Examples


### LPMoDe (InitMoDe)




# Low Speed Electrical Hardware Signals

## QSFPDD-K Examples

### ResetL





### ModSel



# Low Speed Electrical Hardware Signals


## QSPDD-K Examples

### IntL



\*Note : Based on the reference value of  $V_{cc}$  as  $3.3\text{ V}$

### ModPrsL



# Low Speed Electrical Hardware Signals


QSPDD-K Examples

## ePPS (Enhanced Pulse Per Second)

For high-performance Precision Time Protocol (PTP) applications, a PTP reference  $cl\ \overset{\circ}{C}k$  with Pulse Per Second modulation, ePPS may be provided from the host to the module.


This can be used for either offline delay characterization or real-time delay compensation within the module.

The  $cl\ \overset{\circ}{C}k$  is used to tightly synchronize the Host Time-of-Day counter to the module's internal Time-of-Day Counter.



**Note:** ePPS is only implemented on QSPDD.

## Module Edge Connector and Cage




- QSFP-DD module edge connector (no warranty: limited insertion life)
  - Connector durability is 100 cycles (typical)
  - Brand: Yamaichi
- Cage brand: Amphenol (w/ heat sink)
- RF connector:
  - Type: K (2.92 mm)
  - The nominal impedance of differential ports is 100  $\Omega$

# Low Speed Electrical Hardware Signals

## Module Edge Connector and Cage

### Module Pad Layout




(Ref. QSFP-DD Hardware Rev 6.01)



# A QSFPDD-K Examples

## Low Power Mode



### ***For low power mode:***

- 1.** LPMODE pin set High.
- 2.** ResetL pin set High.
- 3.** ModSelL pin set Low.
- 4.** Power on Power Supply.
- 5.** Set voltage 3.3 V and max. current.<sup>1</sup>

**Note:** *It is recommended to use external max. current slow-acting fuse for safety.*

1. Ref by QSFP-DD CMIS 4.0

# QSPDD-K Examples

## Low Power Mode

6. Check ModPrsL LED is On (High Voltage).
7. Plug-in QSPDD-DD transceiver.
8. Check ModPrsL LED is Off (Low Voltage).
9. Read Byte 0x03 Bits 1-3 should be 001b.

### 8.2.1 ID and Status

The ID and Status fields described in Table 8-2 provide fundamental memory map characteristics (module type, flat or pagged memory, memory map version) as well as module status indicators.


Table 8-2 Identifier and Status Summary (Lower Page)

| Byte | Bits | Field Name          | Description  | Type      |
|------|------|---------------------|--|-----------|
| 0    | 7:0  | Identifier          | Identifier - Type of Serial Module - See SFF-8024.   | RO<br>RQD |
| 1    | 7:0  | Revision Compliance | Identifier - CMOS revision; the upper nibble is the whole number part and the lower nibble is the decimal part. Example: 03h indicates version 0.3, 21h indicates version 2.1. | RO<br>RQD |
| 2    | 7    | Flat_mem            | Upper memory flat or pagged.<br>0b=Pagged memory (pages 00h, 01h, 02h, 10h and 11h are implemented)<br>1b=Flat memory (only page 00h implemented)                              | RO<br>RQD |
|      | 6    | Reserved            |  |           |
|      | 5:4  | Reserved            |  |           |
|      | 3:2  | TWI Maximum speed   | Indicates maximum two-wire serial speed supported by module.<br>00b=Module supports up to 400 kHz<br>01b=Module supports up to 1 MHz<br>10b=Reserved<br>11b=Reserved           | RO<br>RQD |
| 3    | 7:4  | Reserved            |  |           |
|      | 3:1  | Module state        | Current state of Module (see Table 8-3)  | RO        |
|      | 0    | Interrupt           | Digital state of interrupt output signal<br>0b=Interrupt asserted<br>1b=Interrupt not asserted (default)   | RQD       |

Table 8-3 Module State Encodings

| Code | Module state                                       |
|------|--|
| 000b | Reserved   |
| 001b | ModuleLowPwr state                                 |
| 010b | ModulePwrUp state                                  |
| 011b | ModuleOnly state (reported by flat memory modules) |
| 100b | ModulePwrOn state                                  |
| 101b | Fault state  |
| 110b | Reserved   |
| 111b | Reserved   |

## High Power Mode



### **For high power mode:**

1. LPMODE pin set Low.
2. ResetL pin set High.
3. ModSelL pin set Low.
4. Power on Power Supply.
5. Set voltage 3.3 V and max. current.<sup>1</sup>

**Note:** It is recommended to use external max. current slow-acting fuse for safety.

1. Ref by QSFDD-CMIS 4.0

# QSFPDD-K Examples

## High Power Mode

6. Check ModPrsL LED is On (High Voltage).
7. Plug-in QSFP-DD transceiver.
8. Check ModPrsL LED is Off (Low Voltage).
9. Read Byte 0x03 Bits 1-3 should be 011b.
10. Loopback QSFP-DD transceiver.
11. Set BA-4000 amplitude and other parameters.
12. Read BER value from BA-4000.

### 8.2.1 ID and Status

The ID and Status fields described in Table 8-2 provide fundamental memory map characteristics (module type, flat or paged memory, memory map version) as well as module status indicators.

Table 8-2 Identifier and Status Summary (Lower Page)

| Byte | Bits | Field Name          | Description  | Type      |
|------|------|---------------------|--|-----------|
| 0    | 7:0  | Identifier          | Identifier - Type of Serial Module - See SFF-8024.   | RO<br>RQD |
| 1    | 7:0  | Revision Compliance | Identifier - CMOS revision; the upper nibble is the whole number part and the lower nibble is the decimal part. Example: 03h indicates version 0.3, 21h indicates version 2.1. | RO<br>RQD |
| 2    | 7    | Flat_mem            | Upper memory flat or paged.<br>0b=Paged memory (pages 00h, 01h, 02h, 10h and 11h are implemented)<br>1b=Flat memory (only page 00h implemented)                                | RO<br>RQD |
|      | 6    | Reserved            |  |           |
|      | 5:4  | Reserved            |  |           |
| 3    | 3:2  | TWI Maximum speed   | Indicates maximum two-wire serial speed supported by module.<br>00b=Module supports up to 400 kHz<br>01b=Module supports up to 1 MHz<br>10b=Reserved<br>11b=Reserved           | RO<br>RQD |
|      | 1:0  | Reserved            |  |           |
|      | 7:4  | Reserved            |  |           |
| 3    | 3:1  | Module state        | Current state of Module (see Table 8-3)  | RO        |
|      | 0    | Interrupt           | Digital state of Interrupt output signal<br>0b=Interrupt asserted<br>1b=Interrupt not asserted (default)   | RQD       |

Table 8-3 Module State Encodings

| Code | Module state   |
|------|--|
| 000b | Reserved   |
| 001b | ModuleLowPwr state                                     |
| 010b | ModulePowerOn state                                    |
| 011b | ModuleLoopback state (reserved by flat memory modules) |
| 100b | ModulePowerOn state                                    |
| 101b | Fault state  |
| 110b | Reserved   |
| 111b | Reserved   |

# Index

**B**  
BER ..... 1, 40

**C**  
capacitor ..... 23, 26  
connector  
    durability ..... 8, 17, 22, 35  
    type ..... 8, 17, 35  
control tool ..... 4

**F**  
fuse ..... 37, 39

**H**  
hardware signals ..... 1, 22

**I**  
impedance ..... 35

**J**  
jumpers ..... 4

**L**  
LEDs ..... 7, 38, 40

**P**  
power pins ..... 23  
PTP ..... 34

**R**  
resistor ..... 23, 26

**T**  
temperature ..... 22  
test ports ..... 1, 22  
transceiver  
    loopback ..... 40  
    plug-in ..... 40  
    supported ..... 22

**V**  
voltage ..... 23, 26, 37, 38, 39, 40  
input ..... 1, 22

P/N: 1.0.0.1

[www.EXFO.com](http://www.EXFO.com) · [info@EXFO.com](mailto:info@EXFO.com)

**CORPORATE HEADQUARTERS** 400 Godin Avenue

Quebec (Quebec) G1M 2K2 CANADA  
Tel.: 1 418 683-0211 · Fax: 1 418 683-2170

**TOLL-FREE** (USA and Canada)

1 800 663-3936

© 2022 EXFO Inc. All rights reserved.  
Printed in Canada (2022-03)

